Remerciez-le!

Remerciez @Admin pour avoir partagé cet document gratuitement, de la manière la plus simple, en partageant sur les réseaux sociaux.

ISim User Guide UG660 (v13.4) January 27, 2012 Xilinx is disclosing this user g

ISim User Guide UG660 (v13.4) January 27, 2012 Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information. THE DOCUMENTATION IS DISCLOSED TO YOU “AS-IS” WITH NO WARRANTY OF ANY KIND. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DOCUMENTATION, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NONINFRINGEMENT OF THIRD-PARTY RIGHTS. IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOSS OF DATA OR LOST PROFITS, ARISING FROM YOUR USE OF THE DOCUMENTATION. © Copyright 2002-2012 Xilinx Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners. The PowerPC name and logo are registered trademarks of IBM Corp., and used under license. All other trademarks are the property of their respective owners. Revision History The following table shows the revision history for this document. Date Version Description 10/19/2011 13.3 Updated with modifications to match release. Added: • Revision History (this topic) • Additional Resources Appendix • Determining the Ethernet Port • Tutorial References: Tutorials Updated: • Clarified .wcfg and .wdb in Saving the Results • Text throughout the document. • Removed supported boards from Fuse command. Added:Board Support with new supported boards listed. • ISim GUI description: GUI Overview 12/07/2011 13.3 Added: Supported properties, selection options, and new Type value to Board Support. Removed: References to OS Support. 01/18/2012 13.4 No Content changes. Formatting changes only. 01/27/2012 13.4 Fixing formatting errors. ISim User Guide 2 www.xilinx.com UG660 (v13.4) January 27, 2012 Table of Contents Revision History ....................................................................................................2 Chapter 1 Getting Started............................................................................................7 ISim Overview .......................................................................................................7 ISim Operating System Support...........................................................................8 Steps in Simulation................................................................................................9 Tutorials................................................................................................................ 14 Chapter 2 Exploring the ISim Graphical User Interface..........................................15 Graphical User Interface Overview .................................................................... 15 Design Objects and Icons.................................................................................... 17 Arranging the Main Window .............................................................................. 18 Wave Window ...................................................................................................... 21 Instances and Processes Panel............................................................................. 26 Objects Panel........................................................................................................ 27 Source Files Panel ................................................................................................ 29 Text Editor Window ............................................................................................. 30 Memory Editor Window...................................................................................... 31 Console Panel....................................................................................................... 32 Breakpoints Panel ................................................................................................ 32 Search Results Panel............................................................................................ 33 Find in Files Results Panel .................................................................................. 33 Toolbar Commands and Shortcuts...................................................................... 34 Applying Stimulus............................................................................................... 37 Applying Clock Stimulus.................................................................................... 38 ISim Preferences .................................................................................................. 40 Chapter 3 VHDL Simulation.......................................................................................43 VHDL Simulation Overview............................................................................... 43 Running a Functional Simulation of a VHDL Design From the Command Line .............................................................................................................. 43 Running a Timing Simulation From the Command Line With a VHDL Design........................................................................................................... 45 Library Mapping File........................................................................................... 47 Interactive Simulation in Command Line Mode ............................................... 48 Chapter 4 Verilog Simulation.....................................................................................49 Verilog Simulation Overview.............................................................................. 49 ISim User Guide UG660 (v13.4) January 27, 2012 www.xilinx.com 3 Running a Functional Simulation of a Verilog Design From the Command Line .............................................................................................................. 49 Running a Timing Simulation of a Verilog Design From the Command Line ....................................................................................................................... 52 Search Order for Instance of Verilog Design Units ........................................... 54 Supporting Source Libraries ............................................................................... 54 Library Mapping File........................................................................................... 56 Predefined XILINX_SIM Macro for Verilog Simulation ................................... 57 Interactive Simulation in Command Line Mode ............................................... 57 Chapter 5 Mixed Language Simulation ....................................................................59 Mixed Language Simulation Overview.............................................................. 59 Instantiating Mixed Language Components...................................................... 60 Mixed Language Binding and Searching ........................................................... 61 Mixed Language Boundary and Mapping Rules ............................................... 62 Chapter 6 Waveform Analysis...................................................................................65 Before Analysis .................................................................................................... 65 Customizing the Wave Configuration................................................................. 68 Navigating the Wave Configuration.................................................................... 73 Using Show Drivers............................................................................................. 77 Printing Wave Configurations............................................................................. 78 Using Custom Colors........................................................................................... 78 Chapter 7 Saving and Opening Simulation Results................................................81 Saving the Results................................................................................................ 81 Opening a Live Simulation ................................................................................. 82 Opening a Static Simulation ............................................................................... 83 Chapter 8 Debugging .................................................................................................85 Source Level Debugging Overview .................................................................... 85 Stepping................................................................................................................ 85 Using Breakpoints................................................................................................ 86 Chapter 9 Writing Activity Data for Power Consumption .......................................89 Writing Activity Data of the Design ................................................................... 89 Chapter 10 Using Tcl Simulation Commands..........................................................91 Simulation Command Overview ........................................................................ 91 Entering Simulation Commands......................................................................... 92 Aliasing Simulation Commands......................................................................... 95 ISim Wave Viewer Tcl Commands Overview .................................................... 95 ISim User Guide 4 www.xilinx.com UG660 (v13.4) January 27, 2012 Command Line Conventions............................................................................... 96 Tcl Commands...................................................................................................... 96 Chapter 11 ISim Hardware Co-Simulation..............................................................131 Introduction........................................................................................................ 131 Prerequisites....................................................................................................... 131 Use Models......................................................................................................... 131 Limitations.......................................................................................................... 132 Usage for Compilation....................................................................................... 132 fuse Command Line Flow.................................................................................. 133 Project Navigator Flow ...................................................................................... 133 Hybrid Co-Simulation Flow.............................................................................. 136 Hardware Board Usage ...................................................................................... 137 Hardware Co-Simulation................................................................................... 137 ISim Hardware Co-Simulation Tcl Commands................................................ 138 Board Support .................................................................................................... 139 Appendix A Reference .............................................................................................147 Simulation Executable Commands................................................................... 147 Third-Party Command Equivalency ................................................................. 160 HDL Language Support..................................................................................... 163 Appendix B Migrating from ModelSim XE to ISim.................................................191 Migration Overview........................................................................................... 191 Simulation Process............................................................................................. 192 Step 1: Gathering Files and Mapping Libraries............................................... 194 Step 2: Parsing and Elaborating the Design..................................................... 194 Step 3: Simulating the Design........................................................................... 194 Step 4: Examining and Debugging the Design ................................................ 195 Appendix C Additional Resources..........................................................................201 ISim User Guide UG660 (v13.4) January 27, 2012 www.xilinx.com 5 ISim User Guide 6 www.xilinx.com UG660 (v13.4) January 27, 2012 Chapter 1 Getting Started ISim Overview Xilinx® ISim is a Hardware Description Language (HDL) simulator that lets you perform behavioral and timing simulations for VHDL, Verilog, and mixed VHDL/Verilog language designs. Simulation Libraries The Xilinx simulation device libraries are precompiled, and updated automatically when updates are installed. Note Do not run the Simulation Library Compilation Wizard (Compxlib) to compile libraries for use with ISim. Language Support ISim supports the following languages. Language Support VHDL IEEE-STD-1076-2000 Verilog IEEE-STD-1364-2001 SDF [NetGen] generated Standard Delay Format (SDF) Files VITAL VITAL-2000 Mixed VHDL/Verilog Yes VHDL FLI/VHPI No Verilog PLI No SystemVerilog No Other Assertion-Based Languages No ISim User Guide UG660 (v13.4) January 27, 2012 www.xilinx.com 7 Chapter 1: Getting Started Feature Support ISim supports the following features. Feature Support Incremental Compilation Yes Source Code Debugging Yes SDF Annotation Yes VCD Generation Yes SAIF Support Yes Hard IP - MGT, PPC, PCIe®, etc Yes Multi-threading Yes ISim Operating System Support You can run ISim as specified in the ISE Design Suite: Installation and Licensing Guide (UG798). ISim User Guide 8 www.xilinx.com UG660 (v13.4) January 27, 2012 Chapter 1: Getting Started Steps in Simulation ISim Modes of Operation There are three modes of operation available in ISim: • Graphical User Interface (GUI) • Interactive Command Line • Non-Interactive Batch Mode of Operation Features How ISim Is Invoked Graphical User Interface Graphical view of simulation data. Menu commands, context commands, and toolbar buttons are used to run simulation, and examine and debug data. Also, Tcl commands entered at Console prompt are used to run simulation, and examine and debug data. For information about working with the GUI, see Graphical User Interface Overview. • From ISE® - Run a simulation process on your design, such as, Simulate Behavioral Model. • From PlanAhead™software — Run a simulation process on your design. • From the Command Prompt - Run the simulation executable with -gui switch, for example, my_sim.exe -gui. • From the Command Prompt - Run the simulation executable with -gui switch and -view <file.wcfg> to open wave configuration file, and open a previous simulation. Note You can also open the GUI in read-only mode using isimgui.exe –view <wcfg_file> .wcfg Interactive Command Line No interaction with the GUI. Commands run at command prompt. After simulation executable run, Tcl prompt opens in which simulation Tcl commands are entered to examine and debug data. For more information, see VHDL Simulation Overview, Verilog Simulation Overview or Mixed Language Simulation Overview. From Command Prompt - 1. Run command to generate simulation executable. For example, fuse -prj my_prj.prj tb -L unisims_ver -L userlib -o my_sim.exe 2. Run simulation executable, for example, my_sim.exe. Non-Interactive Batch No interaction with the GUI. A single command sequence is run, and all actions are controlled through use of command switches and the contents of a batch file containing Tcl commands. For more information, see ISim Simulation Executable Overview and Syntax. From the Command Prompt - 1. Run the command to generate simulation executable. For example, fuse -prj my.prj tb -L mylib -L yourlib -o my_sim.exe 2. Create a file with Tcl commands to run. 3. Run simulation executable with the -tclbatch switch. For example, my_sim.exe -tclbatch cmd.tcl. ISim User Guide UG660 (v13.4) January 27, 2012 www.xilinx.com 9 Chapter 1: Getting Started Steps in a Simulation Overview The basic steps for simulating a design in ISim are as follows: • Step 1: Gathering Files and Mapping Libraries • Step uploads/s1/ ism-user-guide.pdf